



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/735,996	12/15/2003	G. Glenn Henry	CNTR.2152	2970
23669 7590 02/22/2007 HUFFMAN LAW GROUP, P.C. 1900 MESA AVE. COLORADO SPRINGS, CO 80906			EXAMINER FIEGLE, RYAN PAUL	
			ART UNIT 2183	PAPER NUMBER

SHORTENED STATUTORY PERIOD OF RESPONSE	NOTIFICATION DATE	DELIVERY MODE
3 MONTHS	02/22/2007	ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Notice of this Office communication was sent electronically on the above-indicated "Notification Date" and has a shortened statutory period for reply of 3 MONTHS from 02/22/2007.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

PTO@HUFFMANLAW.NET

# Office Action Summary

Application No.

10/735,996

Applicant(s)

HENRY ET AL.

Examiner

Ryan P. Fiegler

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 17 January 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1,3-5,8-11,13-15,17-25 and 27-29 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,3-5,8-11,13-15,17-25 and 27-29 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

## Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_.

## DETAILED ACTION

### *Claim Rejections - 35 USC § 103*

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1, 11 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over the background of the specification in view of Philip (US Patent 3,130,387).

The background of the instant application's specification teaches a microprocessor apparatus, for precluding a pipeline stall due to microcode ROM access delay, the microprocessor apparatus comprising:

a translator, configured to generate a plurality of micro instructions corresponding to an instruction and a microcode entry point (Spec: 0007);

early access logic, couple to said translator, configured to employ said microcode entry point to access a microcode ROM prior to when said microcode entry point is provided to register logic, whereby said microcode ROM provides a first micro instruction to said register logic when said first micro instruction is required by said register logic, and wherein said translator provides said plurality of micro instructions to said register logic (Spec 0009) (All of this inherently flows from the specification. It would be inefficient to have another unit generate the ROM address when the translator is already determining what the instruction is.); and

a microcode ROM, configured to provide a second part of a micro instruction sequence corresponding to said microcode entry point (Spec 0009).

The only aspect that is not taught by the specification is a buffer between the translator and the register logic. The inventors have identified the problem that exists in the dual translation process described in 0009 of the specification is that the translator and the ROM can get out of synchronization because of delay caused by a larger ROM.

The problem described is a very old one that has been resolved long ago (Philip: Title). One of ordinary skill in the pertinent art would have readily realized that when two independent data producing objects become unsynchronized, that a buffer may be implemented.

Claims 11 and 21 are rejected for the same reasons.

3. Claims 1, 3-5, 8-11, 13-15, 17-25 and 27-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carbine et al. (US Patent 5,222,244) in view of the background of the specification.

4. As per claim 1:

A microprocessor apparatus, for precluding a pipeline stall due to microcode ROM access delay, the microprocessor apparatus comprising:

a plurality of micro instruction queue entries, each corresponding to an instruction, and said each comprising a plurality of micro instructions and a microcode entry point (column 6, lines 58-68; column 7, lines 1-19);

early access logic, coupled to said micro instruction queue, configured to employ said microcode entry point to access a microcode ROM prior to when said microcode

Art Unit: 2183

entry point is provided to register logic, whereby said microcode ROM provides a first micro instruction to said register logic when said first micro instruction is required by said register logic (column 8, lines 39-46); and

a microcode ROM, configured to provide a second part of a micro instruction sequence corresponding to said microcode entry point (column 7, lines 17-19; column 8, lines 39-46).

Carbine et al. do not teach the microprocessor apparatus comprising:

a translator, coupled to said plurality of micro instruction queue entries, configured to generate said microcode instruction queue entry (column 6, lines 58-68; column 7, lines 1-19).

Carbine does not disclose how the contents of the queue entries are determined.

However, the applicant has disclosed as prior art that the combination of a microcode ROM and a direct translator for the sequencing of macroinstructions is known in the art.

The combination of the microcode ROM and a direct translator in coordination with the microcode queue would be a viable, beneficial solution in Carbine.

An opposing possibility would be to statically populate the queue with the most commonly used instructions. One of ordinary skill in the pertinent art would have recognized that this would not be extremely useful because it would only provide the benefits of not stalling on a microcode ROM instruction in the instance of encountering a common instruction, which might not extend across different applications.

In contrast, a queue that is dynamically populated by a translator when the microcode ROM instruction is first encountered will provide the benefits of the invention to all microcode ROM instructions.

Therefore, it would have been obvious to one of ordinary skill in the pertinent art at the time of the applicant's invention that providing a translator to generate the microinstruction queue entries in Carbine would provide the benefit of not stalling on any microcode ROM instruction, rather than a select few.

It is inherent that that translator will generate the micro instruction queue entries in order, since the translate requests would be sent to it in order and the register logic would need the entry in order. Thus, from this, it is inherent that the queue will receive the entries in order and will deliver them in order.

What cannot be inferred by this combination, however, is that said early access logic employs said microcode entry point is within a bottom micro instruction queue entry, said bottom micro instruction queue entry comprising one of said each, and wherein said bottom micro instruction queue entry will be provided to said register logic during a next clock cycle. This is because there is no evidence that Carbine's microcode translation ROM is a FIFO queue. The combination suggested could very well just put the next entry in the first available slot.

However, since it has been established that the entries would have to be provided to the register logic in the order that they were created, this would mean that each entry would need a tag associated with it, numbered to correspond to when it was entered into the queue. One of ordinary skill in the pertinent art however will realize that

Art Unit: 2183

this creates some obstacles. Comparing tags in any unstructured (i.e. randomly ordered) storage area is time consuming. The extra field required to mark all of the entries also uses up space and wastes power. On the other hand, keeping the entries in order means only having to check one register to see where the head of the queue is – quick and easy. Therefore, one of ordinary skill in the pertinent art would be motivated to use a structured FIFO queue rather than a random queue.

5. As per claim 3:

Carbine does not teach his queue containing four micro instruction queue entries; however, such would have been obvious to one of ordinary skill in the art.

Four entries provides a simpler design with a lower latency than designs with a greater number of entries. Further, less than four entries would not be beneficial because there would not be enough entries to make the additional logic beneficial.

In addition, it has been found that changing the size of an element does not designate a patentable difference if the invention would operate in the same manner. In *re Rose*, 220 F.2d 459, 463, 105 USPQ 237, 240 (CCPA 1955).

Therefore, it would have been obvious to one of ordinary skill in the pertinent art that providing four entries in Carbine would provide the benefits of a simple logic and low latency while still providing the overall benefits of the invention.

6. As per claim 4:

The microprocessor apparatus as recited in claim 1, wherein said plurality of micro instructions comprises three micro instructions (column 7, lines 8-11).

7. As per claim 5:

The microprocessor apparatus as recited in claim 4, wherein the microcode ROM access delay comprises four clock cycles (It is inherent that the delay is 4 cycles since the queue contains the first three instructions).

8. As per claim 8:

The microprocessor apparatus as recited in claim 1, wherein said translator is configured to provide a generated micro instruction queue entry to a top micro instruction queue entry, wherein said top micro instruction queue entry comprises one of said each micro instruction queue entry (This corresponds to the common FIFO definition of a queue, which is taught by the combination for the reasons listed above).

9. As per claim 9:

The microprocessor apparatus as recited in claim 7, wherein said translator is configured to provide a generated micro instruction queue entry to a mux, and, when said plurality of micro instruction queue entries is empty, said mux provides said generated micro instruction queue entry to said register logic during a next clock cycle (It would have been obvious to one of ordinary skill in the pertinent art that if the queue is used in a FIFO manner where an entry is dequeued each cycle, an entry enqueued to an empty queue will take 5 cycles to reach the register logic which negates the purpose of the queue. Therefore, a bypass from the translator to the register logic would have been an obvious variation to one of ordinary skill in the pertinent art.).

10. As per claim 10:

The microprocessor apparatus as recited in claim 9, wherein said early access logic employs a bypass microcode entry point corresponding to said generated micro

instruction queue entry (It is obvious that an entry point to the ROM will still need to be generated since the ROM will still need to be accessed after the first three instructions.).

11. As per claim 11:

An apparatus for absorbing pipeline stalls associated with microcode ROM access delay, the apparatus comprising:

a micro instruction queue, for providing a plurality of queue entries to register logic, each of said plurality of queue entries comprising:

first micro instructions, all of said first micro instructions corresponding to an instruction; and

a microcode entry point, coupled to said first micro instructions, configured to point to second micro instructions stored within a microcode ROM (column 6, lines 58-68; column 7, lines 1-19); and

early access logic, coupled to said micro instruction queue, configured to employ said microcode entry point to access said microcode ROM prior to when said each of said plurality of queue entries is provided to said register logic, whereby a first one of said second micro instructions is provided to said register logic when said first one of said second micro instructions is required by said register logic (column 8, lines 39-46).

Carbine et al. do not teach the apparatus comprising:

a translator, coupled to said plurality of micro instruction queue entries, configured to generate said microcode instruction queue entry (column 6, lines 58-68; column 7, lines 1-19).

Carbine does not disclose how the contents of the queue entries are determined.

However, the applicant has disclosed as prior art that the combination of a microcode ROM and a direct translator for the sequencing of macroinstructions is known in the art.

The combination of the microcode ROM and a direct translator in coordination with the microcode queue would be a viable, beneficial solution in Carbine.

An opposing possibility would be to statically populate the queue with the most commonly used instructions. One of ordinary skill in the pertinent art would have recognized that this would not be extremely useful because it would only provide the benefits of not stalling on a microcode ROM instruction in the instance of encountering a common instruction, which might not extend across different applications.

In contrast, a queue that is dynamically populated by a translator when the microcode ROM instruction is first encountered will provide the benefits of the invention to all microcode ROM instructions.

Therefore, it would have been obvious to one of ordinary skill in the pertinent art at the time of the applicant's invention that providing a translator to generate the microinstruction queue entries in Carbine would provide the benefit of not stalling on any microcode ROM instruction, rather than a select few.

It is inherent that that translator will generate the micro instruction queue entries in order, since the translate requests would be sent to it in order and the register logic would need the entry in order. Thus, from this, it is inherent that the queue will receive the entries in order and will deliver them in order.

What cannot be inferred by this combination, however, is that said early access logic employs said microcode entry point is within a bottom micro instruction queue entry, said bottom micro instruction queue entry comprising one of said each, and wherein said bottom micro instruction queue entry will be provided to said register logic during a next clock cycle. This is because there is no evidence that Carbine's microcode translation ROM is a FIFO queue. The combination suggested could very well just put the next entry in the first available slot.

However, since it has been established that the entries would have to be provided to the register logic in the order that they were created, this would mean that each entry would need a tag associated with it, numbered to correspond to when it was entered into the queue. One of ordinary skill in the pertinent art however will realize that this creates some obstacles. Comparing tags in any unstructured (i.e. randomly ordered) storage area is time consuming. The extra field required to mark all of the entries also uses up space and wastes power. On the other hand, keeping the entries in order means only having to check one register to see where the head of the queue is – quick and easy. Therefore, one of ordinary skill in the pertinent art would be motivated to use a structured FIFO queue rather than a random queue.

12. Claims 13-15, 17-25 and 27-29 contain similar limitations to those of claims 1, 3-5, 8-11 and are therefore rejected for the same reasons.

### ***Response to Arguments***

Art Unit: 2183

13. Applicant's arguments filed 1/17/07 have been fully considered but they are not persuasive.

14. The applicant has made the following argument:

"In view of the above points, Applicant respectfully asserts that the background of the specification clearly fails to teach early access logic, coupled to said translator, configured to employ said microcode entry point to access a microcode ROM prior to when said microcode entry point is provided to register logic."

The background does in fact teach early access logic. The applicant states that the background "[does] not teach early access logic because it is assumed that both the translator and microcode ROM are in synchronization." However, the synchronization of the translator and microcode ROM has absolutely nothing to do with the functionality of the early access logic. Again, the purpose of the early access logic is to "employ said microcode entry point to access a microcode ROM prior to when said microcode entry point is provided to register logic." This simply means that the address of the first microinstruction (which is the third or fourth instruction in the sequence overall) stored for a particular macroinstruction in the microcode ROM is forwarded to the microcode ROM so that it may access it.

Paragraph 9 states that for a combination of a direct translation and microcode ROM, "...an address is provided to the microcode ROM for a second part of a corresponding micro instruction sequence while at the same time a first part of the micro instruction sequence is directly translated. Consequently, during the clock cycle following when the last instruction of the first part of the micro instruction sequence is directly generated, a first instruction from the second part of the micro instruction

Art Unit: 2183

sequence is provided by the microcode ROM." This clearly shows that the microcode ROM will receive the entry point address prior to the register logic.

The logic that provides this address is not explicitly disclosed within the background; however, it is inherently there within the direct translator. The direct translator must determine what the macroinstruction is to translate it. A separate unit may also look at the macroinstruction and determine the address that must be accessed in the microcode ROM, but again, this is extremely inefficient. It is inherent that while the macroinstruction is directly translated, the unit will also forward the entry point address to the microcode ROM.

The examiner can assure the applicant that what was meant to be the novel aspect of the invention **by the inventors** is the combination of the early access logic and the micro instruction queue entries. However, since the examiner has shown that the early access logic was already inherently present in the unmodified invention of the background, the only "novel" aspect that remains is the micro instruction queue entries, which boils down to a simple buffer.

15. The applicant has made the following argument:

"Applicant respectfully submits that the section of Carbine which the Examiner relies upon to teach 'early access logic . . . to access said microcode ROM' (column 8, lines 39-46) is misunderstood by the Examiner. Note in this section (and many other areas of Carbine) that he refers to a 'translation ROM' (122). Within the noted section he states, 'the translation ROM contains not only the instructions, but it also contains the address in the microcode ROM to fetch the rest of the instructions from.' Clearly, the 'translation ROM' (122) is not equivalent to the microcode ROM of claim 1. It is, rather, similar to the translator element. Carbine also teaches that the microcode ROM (not the translation ROM) is part of the instruction fetch unit (50) shown in FIG. 2 and described more fully in copending application Ser. No. 07/630,498. (col. 8, lines 15-18) Thus, the elements of Carbine (i.e. microflow world multiplexer logic (112) that looks ahead in order to set-up inputs to the translation ROM (122)) that the Examiner relies upon to teach the early access logic of claim 1 are without a doubt not coupled to a microcode ROM, but rather to a translator."

The examiner never stated in the rejection that he was interpreting the translation ROM of Carbine as the microcode ROM of the present invention. Carbine has his own microcode ROM independent and separate of the translation ROM that is contained in the fetch unit. Once again, the examiner is citing the "combination of the microflow word multiplexer logic and the unit which forwards the next fetch address for the microcode ROM from the translation ROM to the fetch unit (which holds the microcode ROM)," as the early access logic. "This unit is not disclosed, but it is assumed to be logic contained in the mousetrap multiplexer. Column 8, lines 39-46 of Carbine clearly states that translation ROM 122 contains the address of the next microcode instruction in the microcode ROM in addition to the first micro instructions. It is inherent that there is logic contained somewhere between the translation ROM 122 and the microcode ROM to forward the address of the next microcode instruction in the microcode ROM if the address of the next microcode instruction in the microcode ROM is contained in the translation ROM 122."

Is the applicant challenging the inherency of this unit that forwards the address? If so, the examiner challenges the applicant to come up with any other explanation as to why the translation ROM would contain the address of the next microcode instruction in the microcode ROM.

16. The applicant has made the following argument:

"In reply to the Examiner's assertion that Carbine's translation ROM is not equivalent to Applicant's translator because the translator is a direct translation unit as addressed in paragraph 2 of section 48 of the disclosure and, on the other hand, Carbine's translation ROM is a lookup translation unit, Applicant respectfully asserts that *how* the direct translation is performed is not relevant to this disclosure. What is relevant is that a translator receives instructions and outputs both micro instructions and a microcode entry point."

The examiner agrees that, as far as the claims go, it doesn't matter *how* the translator translates. However, the claims themselves state that the translator "generates" data. Carbine's translation ROM does not generate anything, it simply stores data, and therefore cannot be considered the translator of the present invention.

17. It would seem that the applicant is extremely misinterpreting the art or is not reading the examiner's responses to the arguments.

Throughout the case history, it appears that the applicant has shown a deficiency in understanding the invention and the concepts being discussed. If prosecution is to continue, the examiner highly suggests that the applicant read the entire specification and the entire reference of Carbine once again.

18. If any patentable feature exists in this application, it lies in the functionality of the micro instruction queue entries. If prosecution continues, focus amendments to the claims on narrowing this aspect.

### ***Conclusion***

19. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any


extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ryan P. Fiegler whose telephone number is 571-272-5534. The examiner can normally be reached on M-F 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 571-272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Ryan P Fiegler  
Examiner  
Art Unit 2183

  
EDDIE CHAN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100